MB91F191A Datasheet - Fujitsu Media Devices

Features

* CPU

* 32-bit RISC (FR series) , load/store architecture, 5-stage pipeline

* General-purpose registers : 16 × 32-bit

* 16-bit fixed-length instructions (basic instructions) , 1 instruction per cycle

* Includes memory-to-memory transfer, bit manipulation, and barrel shi