74LS02 - Quadruple 2-input Positive NOR Gates

Hitachi Semiconductor

Datasheet Details

Part number	74LS02
Manufacturer	Hitachi Semiconductor
File Size	43.48 KB
Description	Quadruple 2-input Positive NOR Gates
Datasheet	74LS02 Datasheet
Additional preview pages of the 74LS02 datasheet.

📁 Similar Datasheet

74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
74LS00 - QUAD 2-INPUT NAND GATE (ETC)
74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
74LS01 - QUAD 2-INPUT NAND GATE (Motorola)
74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
74LS04 - Hex Inverter (ON Semiconductor)
74LS04 - Hex Inverting Gates (Fairchild Semiconductor)
74LS04 - Hex Inverting Gates (National Semiconductor)

Other Datasheets by Hitachi Semiconductor

74LS01 - Quadruple 2-input Positive NAND Gates
74LS03 - Quadruple 2-input Positive NAND Gates
74LS05 - Hex Inverters
74LS06 - HEX INVERTER BUFFERS/DRIVERS
74LS07 - Hex Buffers/Drivers
74LS09 - Quadruple 2-input Positive AND Gates
74LS112 - Dual J-K Negative-edge-triggered Flip-Flops
74LS12 - Dual Retriggerable Monostable Multivibrators

Full PDF Text Transcription

Click to expand full text

Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) DP-14 Conforms Conforms 0.97 g Unit: mm 10.06 10.5 Max 14 8 5.5 1 7 *0.22 ± 0.05 0.20 ± 0.04 2.20 Max 7.80 – 0.30 1.15 0° – 8° + 0.20 1.42 Max 1.27 *0.42 ± 0.08 0.40 ± 0.06 0.10 ± 0.10 0.70 ± 0.20 0.15 0.12 M Hitachi Code JEDEC EIAJ Weight (reference value) FP-14DA — Conforms 0.23 g *Dimension including the plating thickness Base material dimension Unit: mm 8.65 9.05 Max 14 8 3.95 1 1.75 Max 7 *0.20 ± 0.05 6.10 – 0.30 1.08 + 0.10 0.635 Max 0° – 8° 0.67 0.60 + – 0.20 1.27 *0.40 ± 0.06 0.11 0.14 + – 0.04 0.15 0.

Published: Apr 23, 2005 |