Part number:
8V49NS0412
Manufacturer:
IDT
File Size:
1.05 MB
Description:
Ng clock generator.
* ▪ Eleven differential LVPECL and LVDS outputs with programmable voltage swings ▪ One LVCMOS output: Input reference can be passed to this output ▪ The clock input operates in full differential mode (LVDS, LVPECL) or single-ended LVCMOS mode ▪ Driven from a crystal or differential clock input ▪
8V49NS0412 Datasheet (1.05 MB)
8V49NS0412
IDT
1.05 MB
Ng clock generator.
📁 Related Datasheet
8V49NS0412 - NG Clock Generator
(Renesas)
FemtoClock® NG Clock Generator with Four Dividers
8V49NS0412 Datasheet
Description
The 8V49NS0412 is a clock generator with four output dividers: th.
8V49NS0312 - Clock Generator
(Integrated Device Technology)
FemtoClock® NG Clock Generator with 4 Dividers
8V49NS0312 Datasheet
General Description
The 8V49NS0312 is a Clock Generator with four output divider.
8V49NS0312 - NG Clock Generator
(Renesas)
FemtoClock® NG Clock Generator with 4 Dividers
8V49NS0312
Datasheet
Description
The 8V49NS0312 is a Clock Generator with four output dividers: three.
8V49N211 - Clock Generator
(Integrated Device Technology)
Clock Generator for Broad Processor
8V49N211
DATA SHEET
General Description
The 8V49N211 is a high-performance PLL-based clock generator designed.
8V49N211 - Clock Generator
(Renesas)
Clock Generator for Broad Processor
8V49N211
DATA SHEET
General Description
The 8V49N211 is a high-performance PLL-based clock generator designed.
8V41N010 - Clock Generator
(Integrated Device Technology)
Clock Generator for Cavium Processors
8V41N010
General Description
The 8V41N010 is a PLL-based clock generator specifically designed for Cavium Netw.
8V41N012A - Clock Generator
(Renesas)
Clock Generator for Cavium Processors
8V41N012A Datasheet
Description
The 8V41N012A is a PLL-based clock generator specifically designed for Cavium .
8V41NS0412 - NG Ultra Low Jitter HCSL Clock Generator
(Renesas)
FemtoClock® NG Ultra Low Jitter HCSL Clock Generator
8V41NS0412 Datasheet
Description
The 8V41NS0412 is a clock generator with four output dividers:.