Datasheet4U Logo Datasheet4U.com

IN74HC112A Dual J-K Negative-Edge-Triggered Flip-Flop

📥 Download Datasheet  Datasheet Preview Page 1

Description

TECHNICAL DATA IN74HC112A Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS The IN74HC112A is identical in pinout to the LS/A.

📥 Download Datasheet

Preview of IN74HC112A PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
IN74HC112A
Manufacturer
IK Semiconductor
File Size
235.23 KB
Datasheet
IN74HC112A_IKSemiconductor.pdf
Description
Dual J-K Negative-Edge-Triggered Flip-Flop

Applications

* of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e. g. , either GND or VCC). Unused outputs must be lef

IN74HC112A Distributors

📁 Related Datasheet

📌 All Tags

IK Semiconductor IN74HC112A-like datasheet