IN74HC112A Datasheet - IK Semiconductor

IN74HC112A, Dual J-K Negative-Edge-Triggered Flip-Flop

TECHNICAL DATA IN74HC112A Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS The IN74HC112A is identical in pinout to the LS/A.

datasheet Preview Page 1 from Datasheet4u.com

IN74HC112A_IKSemiconductor.pdf

IN74HC112A Datasheet Preview — Preview of IN74HC112A PDF

Datasheet Details

Part number:

IN74HC112A

Manufacturer:

IK Semiconductor

File Size:

235.23 KB

Description:

Dual J-K Negative-Edge-Triggered Flip-Flop

Applications

* of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e. g. , either GND or VCC). Unused outputs must be lef

IN74HC112A Distributors

📁 Related Datasheet

IN74HC123 IN74HC125A IN74HC138A IN74HC139A IN74HC151 IN74HC165

📌 All Tags

IN74HC112A Dual J-K Negative-Edge-Triggered Flip-Flop IK Semiconductor

IK Semiconductor IN74HC112A-like datasheet