82433LX - LOCAL BUS ACCELERATOR

Datasheet Summary

Description

2 1 Host Interface Signals 2 2 Main Memory (DRAM) Interface Signals 2 3 PCI Interface Signals 2 4 PCMC Interface Signals 2 5 Reset and Clock Signals 3 0 FUNCTIONAL DESCRIPTION 3 1 LBX Post and Prefetch Buffers 3 1 1 CPU-TO-MEMORY POSTED WRITE BUFFER 3 1 2 PCI-TO-MEMORY POSTED WRITE BUFFER 3 1 3 PCI

Features

Intel Corporation

📥 Download Datasheet

Datasheet Details

Part number	82433LX
Manufacturer	Intel Corporation
File Size	540.06 KB
Description	LOCAL BUS ACCELERATOR
Datasheet	82433LX Datasheet
Additional preview pages of the 82433LX datasheet.

📁 Similar Datasheet

82438FX - PCIset System Controller (Intel)
82439HX - System Controller (Intel)
82439TX - System Controller (Intel)
82400102 - TVS Diode Array (Wurth)
8242AH - Universal Peripheral Interface 8-Bit Slave Microcontroller (Intel)

Other Datasheets by Intel Corporation

82433NX - LOCAL BUS ACCELERATOR
82434LX - PCI/ CACHE AND MEMORY CONTROLLER PCMC
82434NX - PCI/ CACHE AND MEMORY CONTROLLER PCMC
82443BX - Host Bridge/Controller
82443LX - INTEL 440LX AGPSET: 82443LX PCI A.G.P. CONTROLLER
82443ZX - 440ZX AGPset: Host Bridge/Controller
82451NX - Intel 450NX PCIset
82452NX - Intel 450NX PCIset

Full PDF Text Transcription

Click to expand full text

82433LX 82433NX LOCAL BUS ACCELERATOR (LBX) Y Supports the Full 64-bit Pentium Processor Data Bus at Frequencies up to 66 MHz (82433LX and 82433NX) Drives 3 3V Signal Levels on the CPU Data and Address Buses (82433NX) Provides a 64-Bit Interface to DRAM and a 32-Bit Interface to PCI Five Integrated Write Posting and Read Prefetch Buffers Increase CPU and PCI Performance CPU-to-Memory Posted Write Buffer 4 Qwords Deep PCI-to-Memory Posted Write Buffer Two Buffers 4 Dwords Each PCI-to-Memory Read Prefetch Buffer 4 Qwords Deep CPU-to-PCI Posted Write Buffer 4 Dwords Deep CPU-to-PCI Read Prefetch Buffer 4 Dwords Deep CPU-to-Memory and CPU-to-PCI Write Posting Buffers Accelerate Write Performance Y Dual-Port Architecture Allows Concurrent Operations on the Host and PCI Buses Operates Synchro

Published: Mar 22, 2005 |