Datasheet4U Logo Datasheet4U.com

81C55 - Radiation Hardened 256 x 8 CMOS RAM

Datasheet Summary

Description

The HS-81C55/56RH are radiation hardened RAM and I/O chips fabricated using the Intersil radiation hardened SelfAligned Junction Isolated (SAJI) silicon gate technology.

Features

  • Devices QML Qualified in Accordance with MIL-PRF-38535.
  • Detailed Electrical and Screening Requirements are Contained in SMD# 5962-95818 and Intersil’ QM Plan.
  • Radiation Hardened EPI-CMOS - Parametrics Guaranteed 1 x 105 RAD(Si) - Transient Upset > 1 x 108 RAD(Si)/s - Latch-Up Free > 1 x 1012 RAD(Si)/s.
  • Electrically Equivalent to Sandia SA 3001.
  • Pin Compatible with Intel 8155/56.
  • Bus Compatible with HS-80C85RH.
  • Single 5V Power Supply.

📥 Download Datasheet

Datasheet preview – 81C55

Datasheet Details

Part number 81C55
Manufacturer Intersil Corporation
File Size 86.12 KB
Description Radiation Hardened 256 x 8 CMOS RAM
Datasheet download datasheet 81C55 Datasheet
Additional preview pages of the 81C55 datasheet.

📁 Similar Datasheet

  • 81C55 - 2048-Bit CMOS STATIC RAM (OKI electronic componets)
  • 81C51SL - KEYBOARD CONTROLLER (Intel)
  • 81C17 - TWENTY PIN UART (SMSC Corporation)
  • 81C27Q - VOLTAGE DETECTORS (UTC)
  • 81C30P - VOLTAGE DETECTORS (UTC)
  • 81C30Q - VOLTAGE DETECTORS (UTC)
  • 81C30R - VOLTAGE DETECTORS (UTC)
  • 81C33Q - VOLTAGE DETECTORS (UTC)
  • 81C44Q - VOLTAGE DETECTORS (UTC)
  • 81CNQ - SCHOTTKY RECTIFIER (International Rectifier)
Other Datasheets by Intersil Corporation
  • 81C56 - Radiation Hardened 256 x 8 CMOS RAM

Full PDF Text Transcription

Click to expand full text
HS-81C55RH, HS-81C56RH March 1996 Radiation Hardened 256 x 8 CMOS RAM Description The HS-81C55/56RH are radiation hardened RAM and I/O chips fabricated using the Intersil radiation hardened SelfAligned Junction Isolated (SAJI) silicon gate technology. Latch-up free operation is achieved by the use of epitaxial starting material to eliminate the parasitic SCR effect seen in conventional bulk CMOS devices. The HS-81C55/56RH is intended for use with the HS-80C85RH radiation hardened microprocessor system. The RAM portion is designed as 2048 static cells organized as 256 x 8. A maximum post irradiation access time of 500ns allows the HS-81C55/56RH to be used with the HS-80C85RH CPU without any wait states.
Published: |