Datasheet4U Logo Datasheet4U.com

ML6510

Series Programmable Adaptive Clock Manager (PACMan)

ML6510 Features

* s s Input clocks can be either TTL or PECL with low input to output clock phase error 8 independent, automatically deskewed clock outputs with up to 5ns of on-board deskew range (10ns round trip) Controlled edge rate TTL-compatible CMOS clock outputs capable of driving 40Ω PCB traces 10 to 80MHz (6

ML6510 General Description

The ML6510 (Super PACMan™) is a Programmable Adaptive Clock Manager which offers an ideal solution for managing high speed synchronous clock distribution in next generation, high speed personal computer and workstation system designs. It provides eight channels of deskew buffers that adaptively comp.

ML6510 Datasheet (603.94 KB)

Preview of ML6510 PDF

Datasheet Details

Part number:

ML6510

Manufacturer:

Micro Linear

File Size:

603.94 KB

Description:

Series programmable adaptive clock manager (pacman).

📁 Related Datasheet

ML6516244 - 16-Bit Buffer/Line Driver with 3-State Outputs (Micro Linear)
August 2000 PRELIMINARY ML6516244* 16-Bit Buffer/Line Driver with 3-State Outputs GENERAL DESCRIPTION The ML6516244 is a BiCMOS, 16-bit buffer/line d.

ML6518 - 18 Line Hot-Insertable Active SCSI Terminator (Micro Linear)
August 2000 ML6518* 18 Line Hot-Insertable Active SCSI Terminator GENERAL DESCRIPTION The ML6518 BiCMOS 18 line SCSI terminator provides active termi.

ML6509 - Active SCSI Terminator (Micro Linear)
February 1997 ML6509* Active SCSI Terminator GENERAL DESCRIPTION The ML6509 BiCMOS SCSI terminator provides active termination in a SCSI system with .

ML65244 - High Speed Dual Quad Buffer/Line Drivers (Micro Linear)
August 1996 ML65244/ML65L244* High Speed Dual Quad Buffer/Line Drivers GENERAL DESCRIPTION The ML65244 and ML65L244 are non-inverting dual quad buffe.

ML65245 - High Speed Octal Buffer Transceivers (Micro Linear)
August 1996 ML65245**/ML65L245* High Speed Octal Buffer Transceivers GENERAL DESCRIPTION The ML65245 and ML65L245 are non-inverting octal transceiver.

ML6553 - Bus Termination Regulator (Fairchild)
.fairchildsemi. ML6553 Bus Termination Regulator Features • Can source and sink up to 1A • Generates termination voltages for DDR SDRAM, SSTL_.

ML6554 - 3A Bus Termination Regulator (Fairchild)
.fairchildsemi. ML6554 3A Bus Termination Regulator Features • Can source and sink up to 3A, no heat sink required • Integrated Power MOSFETs .

ML6554 - 3A Bus Termination Regulator (Micro Linear)
P POWER SO ance High-Perform age ipation Pack Thermal Diss FEATURING November 1999 PRELIMINARY ML6554 3A Bus Termination Regulator GENERAL DESCRIP.

TAGS

ML6510 Series Programmable Adaptive Clock Manager PACMan Micro Linear

Image Gallery

ML6510 Datasheet Preview Page 2 ML6510 Datasheet Preview Page 3

ML6510 Distributor