* JEDEC- and industry-standard x16 timing, functions, pinouts, and packages
* High-performance CMOS silicon-gate process
* Single power supply (+3.3V ±0.3V or 5V ±10%)
* All inputs, outputs and clocks are TTL-compatible
* Refresh modes: RAS#-ONLY, CAS#-BEFORE-
MT4LC1M16E5 Datasheet (385.15 KB)
MT4LC1M16E5
Micron Technology
385.15 KB
Edo dram.
16Mb: 1 MEG x16 EDO DRAM
EDO DRAM
MT4C1M16E5
* 1 Meg x 16, 5V MT4LC1M16E5
* 1 Meg x 16, 3.3V
For the latest data sheet, please refer.
📁 Related Datasheet
MT4LC1M16C3 - 1 MEG x 16 FPM DRAM
(Micron)
1 MEG x 16 FPM DRAM
FPM DRAM
FEATURES
• JEDEC- and industry-standard x16 timing, functions, pinouts, and packages • High-performance, low-power CMOS .
MT4LC16M4A7 - DRAM
(Micron Technology)
16 MEG x 4 FPM DRAM
DRAM
FEATURES
• Single +3.3V ±0.3V power supply • Industry-standard x4 pinout, timing, functions, and packages • 13 row, 11 colum.
MT4LC16M4G3 - DRAM
(Micron Technology)
16 MEG x 4 EDO DRAM
DRAM
FEATURES
• Single +3.3V ±0.3V power supply • Industry-standard x4 pinout, timing, functions, and packages • 12 row, 12 colum.
MT4LC16M4H9 - DRAM
(Micron Technology)
16 MEG x 4 EDO DRAM
DRAM
FEATURES
• Single +3.3V ±0.3V power supply • Industry-standard x4 pinout, timing, functions, and packages • 12 row, 12 colum.
MT4LC16M4T8 - DRAM
(Micron Technology)
16 MEG x 4 FPM DRAM
DRAM
FEATURES
• Single +3.3V ±0.3V power supply • Industry-standard x4 pinout, timing, functions, and packages • 13 row, 11 colum.
MT4LC2M8A1 - (MT4LC2M8A1/2) 2M x 8 DRAM
(Micron Technology)
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a t a
e h S
4 t e
U
m o .c
.
MT4LC2M8A2 - (MT4LC2M8A1/2) 2M x 8 DRAM
(Micron Technology)
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a t a
e h S
4 t e
U
m o .c
.
MT4LC2M8B1 - 2M x 8 FPM DRAM
(Micron Technology)
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a
S a t
e e h
U 4 t
m o .c
.
