M5M4V64S40ATP-8, M5M - 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM

Mitsubishi

Datasheet Details

Part number	M5M4V64S40ATP-8, M5M
Manufacturer	Mitsubishi
File Size	1.06 MB
Description	64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
Datasheet	M5M-4V64S4.pdf
Note	This datasheet PDF includes multiple part numbers: M5M4V64S40ATP-8, M5M. Please refer to the document for exact specifications by model.

The M5M4V64S40ATP is a 4-bank x 1048576-word x 16-bit Synchronous DRAM, with LVTTL interface.

- Single 3.3v±0.3v power supply - Clock frequency 125MHz /100MHz - Fully synchronous operation referenced to clock rising edge - 4 bank operation controlled by BA0, BA1 (Bank Address) - /CAS latency- 2/3 (programmable) - Burst length- 1/2/4/8/Full Page (programmable) - Burst type- sequential / interleave (programmable) - Column access - random - Burst Write / Single Write (programmable) - Auto precharge / All bank precharge controlled by A10 - Auto refresh and Self refresh - 4096 refresh cycles.

📁 M5M4V64S40ATP-8 Similar Datasheet

M5M417800AJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417800CJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417800DJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417805CJ - Hyper Page Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M417805DJ - EDO Mode 16M-Bit DRAM (Mitsubishi Electric)
M5M4256AJ-10 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
M5M4256AJ-12 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
M5M4256AJ-15 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)

Other Datasheets by Mitsubishi

M5M4V64S40ATP-8A - 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8L - 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10 - 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10L - 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S20ATP-10 - 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S20ATP-10L - 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM

Published: Apr 26, 2005 |