74AC153 Datasheet, multiplexer equivalent, Motorola

TAGS

📁 Related Datasheet

74AC151 - 8-Input Multiplexer (Fairchild Semiconductor)
74AC151 • 74ACT151 8-Input Multiplexer November 1988 Revised November 1999 74AC151 • 74ACT151 8-Input Multiplexer General Description The AC/ACT151.

74AC157 - QUAD 2 CHANNEL MULTIPLEXER (STMicroelectronics)
74AC157 QUAD 2 CHANNEL MULTIPLEXER s HIGH SPEED: tPD = 4 ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 8 µA (MAX.) at TA = 25 oC s HIGH NOISE.

74AC158 - QUAD 2 CHANNEL MULTIPLEXER (STMicroelectronics)
74AC158 QUAD 2 CHANNEL MULTIPLEXER (INV.) s HIGH SPEED: tPD = 4ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C s HIGH NOIS.

74AC10 - TRIPLE 3-INPUT NAND GATE (STMicroelectronics)
74AC10 TRIPLE 3-INPUT NAND GATE PRELIMINARY DATA s s s s s wiring C2MOS technology. It is ideal for low power applications mantaining high speed s.

74AC109 - Dual JK Positive Edge-Triggered Flip-Flop (Fairchild Semiconductor)
74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop March 2007 74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop Features ■ ICC re.

74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
www..net 74AC11 TRIPLE 3-INPUT AND GATE PRELIMINARY DATA s s s s s s s s s HIGH SPEED: tPD = 4 ns (TYP.) at VCC = 5V LOW POWER DIS.

74AC11000 - QUADRUPLE 2-INPUT POSITIVE-NAND GATE (Texas Instruments)
www.ti.com FEATURES • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Pro.

74AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
54AC11002, 74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configuration Min.

74AC11004 - HEX INVERTER (Texas Instruments)
74AC11004 HEX INVERTER D Flow-Through Architecture Optimizes PCB Layout D Center-Pin VCC and GND Configuration Minimizes High-Speed Switching Noise D.

74AC11008 - QUADRUPLE 2-INPUT POSITIVE-AND GATE (Texas Instruments)
74AC11008 QUADRUPLE 2-INPUT POSITIVE-AND GATE D Flow-Through Architecture Optimizes PCB Layout D Center-Pin VCC and GND Configurations Minimize High-.