Datasheet4U Logo Datasheet4U.com

74LS197 - 4-STAGE PRESETTABLE RIPPLE COUNTERS

Datasheet Summary

Description

The LS196 and LS197 are asynchronously presettable decade and binary ripple counters.

The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divideby-eight sections, with all sections having a separate Clock input.

Features

  • 8 NOTES: 1.

📥 Download Datasheet

Datasheet preview – 74LS197

Datasheet Details

Part number 74LS197
Manufacturer Motorola
File Size 227.04 KB
Description 4-STAGE PRESETTABLE RIPPLE COUNTERS
Datasheet download datasheet 74LS197 Datasheet
Additional preview pages of the 74LS197 datasheet.

📁 Similar Datasheet

  • 74LS190 - Synchronous Up/Down Decade Counters (Hitachi Semiconductor)
  • 74LS190 - Synchronous Up/Down Counter (Texas Instruments)
  • 74LS191 - Synchronous 4-Bit Up/Down Counter (Fairchild Semiconductor)
  • 74LS191 - Synchronous Up/Down 4-bit Binary Counters (Hitachi Semiconductor)
  • 74LS191 - Synchronous Up/Down Counters (Texas Instruments)
  • 74LS192 - PRESETTABLE BCD/DECADE UP/DOWN COUNTER (HITACHI)
  • 74LS192 - PRESETTABLE BCD/DECADE UP/DOWN COUNTER (ON Semiconductor)
  • 74LS192 - Synchronous Up/Down Decade Counters (Hitachi Semiconductor)
  • 74LS192 - SYNCHRONOUS 4-BIT UP/DOWN COUNTER (Texas Instruments)
  • 74LS193 - SYNCHRONOUS 4-BIT UP/DOWN COUNTER (Texas Instruments)
Other Datasheets by Motorola
  • 74LS190 - PRESETTABLE BCD/DECADE UP/DOWN COUNTERS
  • 74LS191 - PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS
  • 74LS192 - PRESETTABLE BCD/DECADE UP/DOWN COUNTER
  • 74LS193 - PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
  • 74LS194A - 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
  • 74LS195 - UNIVERSAL 4-BIT SHIFT REGISTER
  • 74LS196 - 4-STAGE PRESETTABLE RIPPLE COUNTERS
  • 74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Full PDF Text Transcription

Click to expand full text
4-STAGE PRESETTABLE RIPPLE COUNTERS The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW. Both circuit types have a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flip-flops.
Published: |