Datasheet4U.com

UPD72850A - IEEE1394 400Mbps PHY

NEC

📥 Download Datasheet

UPD72850A Datasheet Preview — Preview of UPD72850A PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	UPD72850A
Manufacturer	NEC
File Size	290.85 KB
Description	IEEE1394 400Mbps PHY
Datasheet	UPD72850A_NEC.pdf

UPD72850A Product details

Features

The Three-port Physical Layer LSI complies to IEEE P1394a draft 2.0.
Connection debounce.
Arbitration enhancements.
Arbitrated short bus reset.
Ack-accelerated arbitration.
Fly-by concatenation.
Multiple-speed packet concatenation.
Arbitration enhancements and cycle start (controlled by the Link layer).
Performance optimization via PHY pinging.
Priority arbitration (controlled by the Link layer).

📁 UPD72850A Similar Datasheet

UPD7281 - Image Pipelined Processor (NEC Electronics)
UPD72020 - CMOS Graphics Display Controller (NEC Electronics)
UPD720201 - USB3.0 HOST CONTROLLER (Renesas)
UPD720202 - USB3.0 HOST CONTROLLER (Renesas)
UPD72020GC-8-3B6 - CMOS Graphic Display Controller (ETC)
uPD720210 - Four-port USB3.0 Hub Controller (Renesas)
UPD72022 - Intelligent Display Processor (NEC Electronics)
uPD720231 - USB3.0 to SATA3 BRIDGE CONTROLLER User Hardware Manual (Renesas)

Other Datasheets by NEC

UPD72852 - MOS INTEGRATED CIRCUIT
UPD72852A - IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI
UPD72862 - IEEE1394 OHCI HOST CONTROLLER
UPD72870 - IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72870A - IEEE1394 1-CHIP OHCI HOST CONTROLLER
UPD72871 - IEEE1394 1-CHIP OHCI HOST CONTROLLER

Published: Apr 16, 2005 |