Datasheet4U Logo Datasheet4U.com

74LV138

3-to-8 line decoder/demultiplexer

74LV138 Features

* Wide operating voltage: 1.0 V to 5.5 V

* Optimized for low voltage applications: 1.0 V to 3.6 V

* Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V

* Typical output ground bounce < 0.8 V at VCC = 3.3 V and Tamb = 25 C

* Typical HIGH-level output voltage (VOH) unders

74LV138 General Description

The 74LV138 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC138 and 74HCT138. The 74LV138 is a 3-to-8 line decoder/demultiplexer. It accepts three binary weighted address inputs (A0, A1 and A2) and, when enabled, provides eight mutually exclusive active LOW outputs .

74LV138 Datasheet (154.62 KB)

Preview of 74LV138 PDF

Datasheet Details

Part number:

74LV138

Manufacturer:

NXP ↗

File Size:

154.62 KB

Description:

3-to-8 line decoder/demultiplexer.

📁 Related Datasheet

74LV132 Quad 2-input NAND Schmitt-trigger (Philips)

74LV132 Quad 2-input NAND Schmitt trigger (nexperia)

74LV132-Q100 Quad 2-input NAND Schmitt trigger (nexperia)

74LV132A QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132AS14 QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132AT14 QUADRUPLE 2-INPUT NAND GATES (Diodes)

74LV132D Quad 2-input NAND Schmitt trigger (nexperia)

74LV138 3-to-8 line decoder/demultiplexer (nexperia)

74LV138D 3-to-8 line decoder/demultiplexer (nexperia)

74LV139 Dual 2-to-4 line decoder/demultiplexer (Philips)

TAGS

74LV138 3-to-8 line decoder demultiplexer NXP

Image Gallery

74LV138 Datasheet Preview Page 2 74LV138 Datasheet Preview Page 3

74LV138 Distributor