Datasheet4U Logo Datasheet4U.com

LPC4320 - 32-bit ARM Cortex-M4/M0 MCU

This page provides the datasheet information for the LPC4320, a member of the LPC4310 32-bit ARM Cortex-M4/M0 MCU family.

Datasheet Summary

Description

The LPC435X_3X_2X_1X are ARM Cortex-M4 based microcontrollers with Floating Point Unit (FPU) for embedded applications which include an ARM Cortex-M0 coprocessor, up to 1 MB of flash and 136 kB of on-chip SRAM, 16 kB of EEPROM memory, two high-speed USB controllers, Ethernet, LCD, an external memory

Features

  • Cortex-M4 Processor core.
  • ARM Cortex-M4 processor (version r0p1), running at frequencies of up to 204 MHz.
  • Built-in Memory Protection Unit (MPU) supporting eight regions.
  • Built-in Nested Vectored Interrupt Controller (NVIC).
  • Hardware floating-point unit.
  • Non-maskable Interrupt (NMI) input.
  • JTAG and Serial Wire Debug (SWD), serial trace, eight breakpoints, and four watch points.
  • Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.

📥 Download Datasheet

Datasheet preview – LPC4320

Datasheet Details

Part number LPC4320
Manufacturer NXP
File Size 7.18 MB
Description 32-bit ARM Cortex-M4/M0 MCU
Datasheet download datasheet LPC4320 Datasheet
Additional preview pages of the LPC4320 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
LPC435x/3x/2x/1x 32-bit ARM Cortex-M4/M0 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB, LCD, EMC Rev. 5.4 — 10 January 2020 Product data sheet 1. General description The LPC435X_3X_2X_1X are ARM Cortex-M4 based microcontrollers with Floating Point Unit (FPU) for embedded applications which include an ARM Cortex-M0 coprocessor, up to 1 MB of flash and 136 kB of on-chip SRAM, 16 kB of EEPROM memory, two high-speed USB controllers, Ethernet, LCD, an external memory controller, a quad SPI Flash Interface (SPIFI) that supports execute-in-place, advanced configurable peripherals such as the State Configurable Timer (SCTimer/PWM) and the Serial General Purpose I/O (SGPIO) interface, and multiple digital and analog peripherals.
Published: |