Datasheet4U.com

PLUS405-55 - Programmable logic sequencer

NXP

📥 Download Datasheet

PLUS405-55 Datasheet Preview — Preview of PLUS405-55 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	PLUS405-55
Manufacturer	NXP ↗
File Size	166.03 KB
Description	Programmable logic sequencer
Datasheet	PLUS405-55_PhilipsSemiconductors.pdf

PLUS405-55 Product details

Description

The PLUS405-55 device is a bipolar, programmable state machine of the Mealy type.

Features

66.7MHz minimum guaranteed clock rate.
55MHz minimum guaranteed operating.
Functional superset of PLS105/105A.
Field-programmable (Ti-W fusible link).
16 input variables.
8 output functions.
64 transition terms.
8-bit State Register.
8-bit Output Register.
2 transition Complement Arrays.
Multiple clocks.
Programmable Asynchronous Initialization.
Power-on preset of all registers.

📁 PLUS405-55 Similar Datasheet

PLU3 - CMOS Gate Array (AMI)
PLUTO - Dual Mode CDMA/AMPS Baseband Interface (Mitel Networks)

Other Datasheets by NXP

PLUS105-45 - Programmable logic sequencer
PLUS153B - Programmable logic arrays
PLUS153D - Programmable logic arrays
PLUS16L4D - PAL devices
PLUS16L6D - PAL devices
PLUS16L8D - PAL devices

Published: Feb 22, 2007 |