Datasheet4U Logo Datasheet4U.com

CGS64C800 - Low Skew PLL 1-to-8 CMOS Clock Driver

📥 Download Datasheet

Preview of CGS64C800 PDF
datasheet Preview Page 2 datasheet Preview Page 3

CGS64C800 Product details

Description

Q ,!') These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies utilizing a phase lock loop.The phase lock loop allows for outputs to lock-on to either SyncLO or SyncL1 inputs, which could be operating at different frequencies.This product is ideal for applications requiring clock synchronization and distribution of either on or off board components.The PLL uses a counter and a digital to analog convertor for its charge

📁 CGS64C800 Similar Datasheet

  • CGS642T350X5C - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS642T400X5L - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS644U016X5L - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS644UFX5L3PD - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS601T500R5C - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS602T250V5L - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS602T250W4C - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
  • CGS602T250X5L - High-Cap Screw Terminal Aluminum Electrolytic Capacitor (CDE)
Other Datasheets by National Semiconductor
Published: |