Datasheet4U Logo Datasheet4U.com

DM5403 - Quad 2-Input NAND Gates with Open-Collector Outputs

Datasheet Summary

Description

This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH) VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1

📥 Download Datasheet

Datasheet preview – DM5403

Datasheet Details

Part number DM5403
Manufacturer National Semiconductor
File Size 93.78 KB
Description Quad 2-Input NAND Gates with Open-Collector Outputs
Datasheet download datasheet DM5403 Datasheet
Additional preview pages of the DM5403 datasheet.

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM5400 - Quad 2-Input NAND Gates
  • DM5401 - Quad 2-Input NAND Gates with Open-Collector Outputs
  • DM5402 - Quad 2-Input NOR Gates
  • DM5404 - Hex Inverting Gates
  • DM5405 - (DM5405 / DM7405) Hex Inverters
  • DM5406 - Hex Inverting Buffers
  • DM5407 - Hex Buffers with High Voltage Open-Collector Outputs
  • DM5408 - Quad 2-Input AND Gates

Full PDF Text Transcription

Click to expand full text
DM5403 DM7403 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 DM5403 DM7403 Quad 2-Input NAND Gates with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH) VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Connection Diagram Dual-In-Line Package TL F 6493 – 1 Order Number DM5403J or DM74
Published: |