DM74S473 Datasheet, Prom, National Semiconductor

DM74S473 Features

• Prom Y Y Y Y Y Y Advanced titanium-tungsten (Ti-W) fuses Schottky-clamped for high speed Address access 45 ns max Enable access 30 ns max Enable recovery 30 ns max PNP inputs for reduced

PDF File Details

Part number:

DM74S473

Manufacturer:

National Semiconductor

File Size:

126.29kb

Download:

📄 Datasheet

Description:

(512 x 8) 4096-bit ttl prom. This Schottky memory is organized in the popular 512 words by 8 bits configuration A memory enable input is provided to control the o

TAGS

DM74S473

National Semiconductor

📁 Related Datasheet

DM74S472 - 4096-Bit TTL PROM (National Semiconductor)
w w a D . w S a t e e h U 4 t m o .c w w w .D t a S a e h t e U 4 .c m o w w This Material Copyrighted By Its Respective Manufacture.

DM74S475 - 4096-Bit TTL PROM (National Semiconductor)
.. DataShee . . . DataSheet 4 U . .. et4U. DataShee DataShee.

DM74S40 - Dual 4-Input NAND Buffer (Fairchild Semiconductor)
DM74S40 Dual 4-Input NAND Buffer August 1986 Revised April 2000 DM74S40 Dual 4-Input NAND Buffer General Description This device contains two indepe.

DM74S04 - HEX INVERTING GATES (National Semiconductor)
DM54S04 DM74S04 Hex Inverting Gates DM54S04 DM74S04 Hex Inverting Gates General Description This device contains six independent gates each of which .

DM74S08 - Quad 2-Input AND Gate (Fairchild Semiconductor)
DM74S08 Quad 2-Input AND Gate March 1996 Revised April 2000 DM74S08 Quad 2-Input AND Gate General Description This device contains four independent .

DM74S08 - Quad 2-Input AND Gates (National Semiconductor)
DM54S08 DM74S08 Quad 2-Input AND Gates DM54S08 DM74S08 Quad 2-Input AND Gates General Description This device contains four independent gates each o.

DM74S10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
DM74S10 Triple 3-Input NAND Gate August 1986 Revised April 2000 DM74S10 Triple 3-Input NAND Gate General Description This device contains three inde.

DM74S11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
DM74S11 Triple 3-Input AND Gate August 1986 Revised April 2000 DM74S11 Triple 3-Input AND Gate General Description This device contains three indepe.

DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.

DM74S132 - Quad 2-Input Schmitt Trigger NAND Gate (National Semiconductor)
.