74ACT125
138.74kb
Quad buffer.
TAGS
📁 Related Datasheet
74ACT125 - QUAD BUS BUFFERS
(STMicroelectronics)
74ACT11
TRIPLE 3-INPUT AND GATE
PRELIMINARY DATA
s s
s
s
s
s
s
s
s
HIGH SPEED: tPD = 6.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 .
74ACT125 - Quad Buffer
(Fairchild Semiconductor)
74ACT125
QUAD BUS BUFFERS (3-STATE)
PRELIMINARY DATA
s s
s
s
s
s
s
s
s
HIGH SPEED: tPD = 6.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC .
74ACT125 - Quad Buffer
(National Semiconductor)
..
54AC 74AC125 74ACT125 Quad Buffer with TRI-STATE Outputs
March 1993
54AC 74AC125 74ACT125 Quad Buffer with TRI-STATE Output.
74ACT1284 - IEEE 1284 Transceiver
(Fairchild Semiconductor)
..
74ACT1284 IEEE 1284 Transceiver
June 1996 Revised November 2000
74ACT1284 IEEE 1284 Transceiver
General Description
The 74ACT12.
74ACT10 - TRIPLE 3-INPUT NAND GATE
(STMicroelectronics)
74AC08 • 74ACT08 Quad 2-Input AND Gate
November 1988 Revised November 1999
74AC08 • 74ACT08 Quad 2-Input AND Gate
General Description
The AC/ACT08 c.
74ACT10 - Triple 3-Input NAND Gate
(Fairchild Semiconductor)
74AC10 • 74ACT10 Triple 3-Input NAND Gate
November 1988 Revised February 2005
74AC10 • 74ACT10 Triple 3-Input NAND Gate
General Description
The AC/A.
74ACT10 - Triple 3-Input NAND Gate
(National Semiconductor)
54AC 74AC10 74ACT10 Triple 3-Input NAND Gate
March 1993
54AC 74AC10 74ACT10
Triple 3-Input NAND Gate
General Description
The ’AC ’ACT10 contains.
74ACT109 - Dual JK Positive Edge-Triggered Flip-Flop
(Fairchild Semiconductor)
74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop
March 2007
74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop
Features
■ ICC re.
74ACT11 - TRIPLE 3-INPUT AND GATE
(STMicroelectronics)
74AC10 • 74ACT10 Triple 3-Input NAND Gate
November 1988 Revised January 2000
74AC10 • 74ACT10 Triple 3-Input NAND Gate
General Description
The AC/AC.
74ACT11000 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES
(Texas Instruments)
54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• C.