Datasheet4U Logo Datasheet4U.com

74LS192 - PRESETTABLE BCD/DECADE UP/DOWN COUNTER

Description

The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP / DOWN (Reversable) Counters.

The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams.

📥 Download Datasheet

Datasheet Details

Part number 74LS192
Manufacturer onsemi
File Size 110.41 KB
Description PRESETTABLE BCD/DECADE UP/DOWN COUNTER
Datasheet download datasheet 74LS192 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS192 PRESETTABLE BCD/DECADE UP/DOWN COUNTER HITACHI
74LS192 Synchronous Up/Down Decade Counters Hitachi Semiconductor
74LS192 PRESETTABLE BCD/DECADE UP/DOWN COUNTER Motorola
74LS192 SYNCHRONOUS 4-BIT UP/DOWN COUNTER Texas Instruments
74LS190 PRESETTABLE BCD/DECADE UP/DOWN COUNTERS Motorola

Other Datasheets by onsemi

Part Number Description
74LS194 4-Bit Bidirectional Universal Shift Register
74LS195 LOW POWER SCHOTTKY
74LS10 TRIPLE 3-INPUT NAND GATE
74LS109A LOW POWER SCHOTTKY
74LS12 LOW POWER SCHOTTKY

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.
Published: |