* Designed for 1.2 to 3.6 V VCC Operation
* 5.0 V Tolerant Inputs
* Interface Capability With 5.0 V TTL Logic
* 24 mA Output Sink and Source Capability
* Near Zero Static Supply Current (10 mA) Substantially Reduces System Power Requirements
* ESD Pe
74LVC86A
92.99 KB
Low-voltage cmos quad 2-input xor gate.
74LVC86A
Low-Voltage CMOS Quad 2-Input XOR Gate
With 5 V
*Tolerant Inputs
The 74LVC86A is a high performance, quad 2
*input XOR gate o.
📁 Related Datasheet
74LVC86 - Quad 2-input EXCLUSIVE-OR gate
(NXP)
INTEGRATED CIRCUITS
74LVC86 Quad 2-input EXCLUSIVE-OR gate
Product specification Supersedes data of February 1996 IC24 Data Handbook 1997 Mar 18
Phi.
74LVC86A - Quad 2-input exclusive OR gate
(NXP)
INTEGRATED CIRCUITS
74LVC86A Quad 2-input exclusive OR gate
Product specification Supercedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28
Phil.
74LVC86A - QUADRUPLE 2-INPUT EXCLUSIVE OR GATES
(Diodes)
74LVC86A
QUADRUPLE 2-INPUT EXCLUSIVE OR GATES
Description
The 74LVC86A provides four independent 2-input exclusive OR gates. The device is designed f.
74LVC86A - Quad 2-input EXCLUSIVE-OR gate
(nexperia)
74LVC86A
Quad 2-input EXCLUSIVE-OR gate
Rev. 6 — 19 August 2021
Product data sheet
1. General description
The 74LVC86A is a quad 2-input EXCLUSIVE-O.
74LVC821A - 10-bit D-type flip-flop
(NXP)
INTEGRATED CIRCUITS
74LVC821A 10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
Product specification 1998.
74LVC823A - 9-bit D-type flip-flop
(NXP)
INTEGRATED CIRCUITS
74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)
Product specification 1998 .
74LVC823A - 9-bit D-type flip-flop
(nexperia)
74LVC823A
9-bit D-type flip-flop with 5 V tolerant inputs/outputs;
positive edge-trigger; 3-state
Rev. 6 — 18 June 2020
Product data sheet
1. Gen.
74LVC823A-Q100 - 9-bit D-type flip-flop
(nexperia)
74LVC823A-Q100
9-bit D-type flip-flop with 5 V tolerant inputs/outputs;
positive edge-trigger; 3-state
Rev. 3 — 18 June 2020
Product data sheet
1.
