* oard and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process. 0.5 min. (3x) TYPICAL SOLDERING PATTERN Unit: mm 0.5 min. (3x) ÉÉÉ ÉÉÉ ÉÉÉ 1.4 ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ 0.5 1 SOT
* 416/SC
* 75 POWER DISSIPATION The power di
DTC124EET1 Datasheet (187.66 KB)
DTC124EET1
187.66 KB
Npn silicon bias resistor transistors.
DTC114EET1 SERIES Bias Resistor Transistor NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network This new series of digital trans.
📁 Related Datasheet
DTC124EE Digital Transistor (GME)
DTC124EE Digital Transistors (ON Semiconductor)
DTC124EE Digital transistors (Rohm)
DTC124EE NPN Digital Transistors (SeCoS)
DTC124EE NPN TRANSISTOR (AiT Semiconductor)
DTC124EE Bias Resistor Transistor NPN Silicon (WEITRON)
DTC124EE NPN Digital Transistor (WILLAS)
DTC124EE NPN Digital Transistor (JCST)
DTC124EE NPN Digital Transistor (LGE)
DTC124EEB Digital transistors (Rohm)
