MC100EP210S - Dual Differential LVDS Compatible Clock Driver

ON Semiconductor

MC100EP210S Datasheet Preview — Preview of MC100EP210S PDF

Datasheet Details

Part number	MC100EP210S
Manufacturer	ON Semiconductor ↗
File Size	137.36 KB
Description	Dual Differential LVDS Compatible Clock Driver
Datasheet	MC100EP210S_ONSemiconductor.pdf

MC100EP210S Product details

Description

The MC100EP210S is a low skew 1 to 5 dual differential driver, designed with LVDS clock distribution in mind.The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.The EP210S specifically guarantees low output to output skew.

Features

20 ps Typical Output.
to.
Output Skew.
85 ps Typical Device.
to.
Device Skew.
550 ps Typical Propagation Delay.
The 100 Series Contains Temperature Compensati.

📁 MC100EP210S Similar Datasheet

MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)

Other Datasheets by ON Semiconductor

MC100EP29 - 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop
MC100EP01 - 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 - 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC100EP016A - 3.3V ECL 8-Bit Synchronous Binary Up Counter
MC100EP05 - 3.3V / 5V ECL 2-Input Differential AND/NAND
MC100EP08 - 2-Input Differential XOR/XNOR

Published: Apr 16, 2007 |