MC14094B Datasheet PDF (8-Stage Shift/Store Register) | Download ON Semiconductor MC14094B

MC14094B - 8-Stage Shift/Store Register

Features

3.
State Outputs.
Capable of Driving Two Low.
Power TTL Loads or One Low.
Power Schottky TTL Load Over the Rated Temperature Range.
Input Diode Protection.
Data Latch.
Dual Outputs for Data Out on Both Positive and Negative Clock Transitions.
Useful for Serial.
to.
Parallel Data Conversion.
Pin.
for.
Pin Compatible with CD4094B.
NLV Prefix for Automotive and Other.

Datasheet Details

Part number	MC14094B
Manufacturer	ON Semiconductor
File Size	241.68 KB
Description	8-Stage Shift/Store Register
Datasheet	MC14094B Datasheet
Additional preview pages of the MC14094B datasheet.

📁 Similar Datasheet

MC14094B - 8-Stage Shift/Store Register (Motorola)

MC14093B - Quad 2-Input NAND Schmitt Trigger (Motorola)

MC14097B - Analog Multiplexers / Demultiplexers (Motorola)

MC14099B - 8-Bit Addressable Latches (Motorola)

MC1400 - (MC1500 / MC1400) Laser Trimmed Silicon Monolithic Integrated Circuit (Motorola)

MC14000UB - Dual 3-Input NOR Gate Plus Inverter (Motorola)

MC14001B - B-Suffix Series CMOS Gates (Motorola)

MC14001UB - Dual 3-Input NOR Gate Plus Inverter (Motorola)

MC14002B - B-Suffix Series CMOS Gates (Motorola)

MC14002UB - Dual 3-Input NOR Gate Plus Inverter (Motorola)

Full PDF Text Transcription

Click to expand full text

DATA SHEET www.onsemi.com 8-Stage Shift/Store Register with Three-State Outputs MC14094B The MC14094B combines an 8−stage shift register with a data latch for each stage and a 3−state output from each latch. Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The QS output data is for use in high−speed cascaded systems. The QS output data is shifted on the following negative clock transition for use in low−speed cascaded systems. Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high. Outputs of the eight data latches are controlled by 3−state buffers which are placed in the high−impedance state by a logic Low on Output Enable.

Published: Apr 26, 2005 |