Datasheet4U Logo Datasheet4U.com

MC100EP91 NECL Output Translator

MC100EP91 Description

2.5 V/3.3 V Any Level Positive Input to -3.3 V/-5.5 V NECL Output Translator MC100EP91 .
The MC100EP91 is a triple any level positive input to NECL output translator.

MC100EP91 Features

* Maximum Input Clock Frequency = > 2.0 GHz Typical
* Maximum Input Data Rate = > 2.0 Gb/s Typical
* 500 ps Typical Propagation Delay
* Operating Range: VCC = 2.375 V to 3.8 V; VEE =
* 3.0 V to
* 5.5 V; GND = 0 V
* Q Output will Default LOW with

📥 Download Datasheet

Preview of MC100EP91 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)

📌 All Tags

NECL Output Translator ON Semiconductor
ON Semiconductor MC100EP91-like datasheet