* APPLICATIONS 4 REFERENCES 5 BLOCK DIAGRAM6 DESCRIPTION 7 PIN DIAGRAM 11 PIN DESCRIPTION 12 FUNCTIONAL DESCRIPTION43 8.1 8.2 8.3 HIGH SPEED MULTI-VENDOR INTEGRATION PROTOCOL (H-MVIP) 43 HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL43 RECEIVE CHANNEL ASSIGNER 44 8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Line
PM7381
PMC-Sierra
1.91 MB
Frame engine and data link manager.
PM7381 FREEDM-32A672
DATASHEET PMC-1990263 ISSUE 6 32 LINK, 672 CHANNEL FRAME ENGINE AND DATA LINK MANAGER WITH ANY-PHY PACKET INTERFACE
PM7381
FREE.
📁 Related Datasheet
PM7380 FRAME ENGINE AND DATA LINK MANAGER (PMC-Sierra)
PM7382 Frame Engine and Data Link Manager (PMC-Sierra)
PM7383 FRAME ENGINE AND DATA LINK MANAGER (PMC-Sierra)
PM7384 Frame Engine and Data Link Manager (PMC-Sierra)
PM7385 84 LINK / 672 CHANNEL FRAME ENGINE AND DATA LINK MANAGER (PMC-Sierra)
PM7388 Frame Engine and Datalink Manager (PMC-Sierra)
PM7389 Frame Engine and Datalink Manager (PMC-Sierra)
PM73121 AAL1 Segmentation And Reassembly Processor (PMC-Sierra)
PM73122 32 LINK CES/DBCES AAL1 SAR PROCESSOR (PMC-Sierra)
PM73123 8 Link CES/DBCES AAL1 SAR (PMC-Sierra)
