PI6CU877 - PLL Clock Driver

Description

PI6CU877 PLL clock driver is developed for Registered DDR2 DIMM applications with 1.8V operation and differential data input and output levels.

Features

PLL clock distribution optimized for DDR2 SDRAM.

Pericom Semiconductor Corporation

📥 Download Datasheet

Datasheet Details

Part number	PI6CU877
Manufacturer	Pericom Semiconductor Corporation
File Size	542.62 KB
Description	PLL Clock Driver
Datasheet	PI6CU877 Datasheet
Additional preview pages of the PI6CU877 datasheet.

📁 Similar Datasheet

PI6C105 - Precision Clock Synthesizer (Pericom Semiconductor)
PI6C10804 - 1:4 Networking Clock Buffer (Pericom Semiconductor)
PI6C10806 - Low Skew 1:6 Crystal to LVCMOS Clock Buffer (Pericom Semiconductor)
PI6C185-00 - Precision 1-7 Clock Buffer (Pericom Semiconductor)
PI6C185-01 - Precision 1-5 Clock Buffer (Pericom Semiconductor)
PI6C185-01B - Precision 1-5 Clock Buffer (Pericom Semiconductor)
PI6C185-02B - Precision 1-7 Clock Buffer (Pericom Semiconductor)
PI6C2401 - Phase-Locked Loop Clock Driver (Pericom Semiconductor)
PI6C2404A-1 - Zero-Delay Clock Buffer (Pericom Semiconductor)
PI6C2501 - Phase-Locked Loop Clock Driver (Pericom Semiconductor)

Other Datasheets by Pericom Semiconductor Corporation

PI6C103 - Precision Clock Synthesizer
PI6C106 - Pentium/Pro System Clock Chip
PI6C18551 - 3.3V/5V 1 to 4 Clock Buffer
PI6C2405A - Zero-Delay Clock Buffer
PI6C2408 - 3.3V 4+4 Ouptut Zero-delay Clock Driver
PI6C2409 - Zero-Delay Clock Buffer
PI6C2502 - Phase-Locked Loop Clock Driver
PI6C2502A - Phase-Locked Loop Clock Driver

Full PDF Text Transcription

Click to expand full text

PI6CU877 PLL Clock Driver for 1.8V DDR2 Memory Features • PLL clock distribution optimized for DDR2 SDRAM applications. • Distributes one differential clock input pair to ten differential clock output pairs. • Differential www.DataSheet4U.com Inputs (CLK, CLK) and (FBIN, FBIN) • Input OE/OS: LVCMOS • Differential Outputs (Y[0:9], Y[0:9] and (FBOUT, FBOUT) • External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input. • Operates at AVDD = 1.8V for core circuit and internal PLL, and VDDQ = 1.8V for differential output drivers • Packaging (Pb-free & Green available): – 52-ball VFBGA (NF) Description PI6CU877 PLL clock driver is developed for Registered DDR2 DIMM applications with 1.8V operation and differential data input and output levels.

Published: Jun 25, 2008 |