V7001 Datasheet - Qualcore

V7001 SDR-SDRAM Memory Controller

Document * Self checking Verification Suite * Synthesis Scripts * Scripts for STA & DFT (optional) QCL_10208_DF_02_Datasheet_rev101 QualCore Logic, Inc. 1289, ANVILWOOD AVENUE SUNNYVALE, CA - 94089, USA Tel: 408 541 0730 Fax: 408 541 0740 E-mail: sales@qualcorelogic.com h.

V7001 Features

* JEDEC standard SDR-SDRAM supported

* Transaction pipeline for maximum utilization of the Memory Bus

* 3 Request buffers for transaction pipeline

* Supports CAS latencies of 1, 2 and 3

* 4 or 8 beat burst transactions supported

* Supports up to 4 chip

V7001 Datasheet (67.03 KB)

V7001 Datasheet Preview — Preview of V7001 PDF

Datasheet Details

Part number:

V7001

Manufacturer:

Qualcore

File Size:

67.03 KB

Description:

Sdr-sdram memory controller.

📁 Related Datasheet

V700ME02 OSCILLATOR (Z-Communications)

V700ME04 OSCILLATOR (Z-Communications)

V7021 Video Signal Processor IC (ETC)

V7021 NTSC / PAL IC (Sony)

V7040 NTSC / PAL Encoder (Sony)

V708ME01 OSCILLATOR (Z-Communications)

V708ME01-LF OSCILLATOR (Z-Communications)

V708ME02-LF OSCILLATOR (Z-Communications)

V715ZA05P Varistors (Littelfuse)

V74ACT821 CMOS 10-BIT BUS INTERFACE FLIP-FLOPS (ETC)

TAGS

V7001 SDR-SDRAM Memory Controller Qualcore

Image Gallery

V7001 Distributor