Datasheet4U Logo Datasheet4U.com

8V79S683 JESD204B/C Compliant Fanout Buffer and Divider

📥 Download Datasheet  Datasheet Preview Page 1

Description

JESD204B/C Compliant Fanout Buffer and Divider 8V79S683 Datasheet .
The 8V79S683 is a fully integrated, clock and SYSREF signal fanout buffer for JESD204B/C applications.

📥 Download Datasheet

Preview of 8V79S683 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
8V79S683
Manufacturer
Renesas ↗
File Size
1.90 MB
Datasheet
8V79S683-Renesas.pdf
Description
JESD204B/C Compliant Fanout Buffer and Divider

Features

* ▪ Distribution, fanout, phase-delay of clock and SYSREF signals ▪ Very low output noise floor: -158.8dBc/Hz noise floor (245.76MHz) ▪ Supports clock frequencies up to 3GHz, including clock output frequencies of 983.04MHz, 491.52MHz, 245.76MHz, and 122.88MHz ▪ Four output channels with a total of 16

Applications

* It is designed as a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B/C subclass 0, 1, and 2 compliance. The main function of the device is the distribution and fanout of high-frequency clocks and low-frequency system refere

8V79S683 Distributors

📁 Related Datasheet

📌 All Tags

Renesas 8V79S683-like datasheet