97ULPA877A - 1.8V Low-Power Wide-Range Frequency Clock Driver

Renesas

Datasheet Details

Part number	97ULPA877A
Manufacturer	Renesas
File Size	372.79 KB
Description	1.8V Low-Power Wide-Range Frequency Clock Driver
Datasheet	97ULPA877A-Renesas.pdf

Low skew, low jitter PLL clock driver.
1 to 10 differential clock distribution (SSTL_18).
Feedback pins for input to output synchronization.
Spread Spectrum tolerant inputs.
Auto PD when input signal is at a certain logic state Switching Characteristics:.
Period jitter: 40ps (DDR2-400/533) 30ps (DDR2-667/800).
Half-period jitter: 60ps (DDR2-400/533) 50ps (DDR2-667/800).
OUTPUT - OUTPUT skew: 40ps (DDR2-400/533) 30ps (DDR2-.

📁 97ULPA877A Similar Datasheet

Other Datasheets by Renesas

Published: Oct 28, 2021 |