IDT72T7285 - 72-BIT FIFO

Renesas

Datasheet Details

Choose among the following memory organizations: IDT72T7285 ⎯ 16,384 x 72 IDT72T7295 ⎯ 32,768 x 72 IDT72T72105 ⎯ 65,536 x 72 IDT72T72115 ⎯ 131,072 x 72.
Up to 225 MHz Operation of Clocks.
User selectable HSTL/LVTTL Input and/or Output.
Read Enable & Read Clock Echo outputs aid high speed operation.
User selectable Asynchronous read and/or write port timing.
2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage.
3.3V Inp.

📁 IDT72T7285 Similar Datasheet

IDT72T72105 - FIFO 72-BIT CONFIGURATIONS (Integrated Device Technology)
IDT72T72115 - 2.5 VOLT HIGH-SPEED TeraSyncTM FIFO 72-BIT CONFIGURATIONS (Integrated Device Technology)
IDT72T7295 - FIFO 72-BIT CONFIGURATIONS (IDT)
IDT72T1845 - HIGH-SPEED TeraSync FIFO (IDT)
IDT72T1855 - HIGH-SPEED TeraSync FIFO (IDT)
IDT72T1865 - HIGH-SPEED TeraSync FIFO (IDT)
IDT72T20108 - DDR/SDR FIFO (Integrated Device Technology)
IDT72T20118 - DDR/SDR FIFO (Integrated Device Technology)

Other Datasheets by Renesas

Published: Jun 18, 2023 |