R7F101G6G - 48-MHz CPU

Renesas

Datasheet Details

Ultra-low power consumption technology.
VDD = single power supply voltage of 1.6 to 5.5 V.
HALT mode.
STOP mode.
High-speed wakeup from the STOP mode is possible.
SNOOZE mode RL78 CPU core.
CISC architecture with 3-stage pipeline.
The minimum instruction execution time can be changed from high to ultra-low speed.
High speed: 0.02083 µs at 48 MHz operation with the high-speed on-chip oscillator clock or the PLL clock.

📁 R7F101G6G Similar Datasheet

Other Datasheets by Renesas

Published: Jan 10, 2024 |