M312L5720BG0-B0 Datasheet - Samsung

M312L5720BG0-B0 DDR SDRAM Registered Module

Pin Name A0 ~ A12 BA0 ~ BA1 DQ0 ~ DQ63 DQS0 ~ DQS17 CK0,CK0 ~ CK2, CK2 CKE0, CKE1(for double banks) CS0, CS1(for double banks) RAS CAS WE CB0 ~ CB7 Function Address input (Multiplexed) Bank Select Address Data input/output Data Strobe input/output Clock input Clock enable input Chip select input Row.

1GB, 2GB Registered DIMM DDR SDRAM DDR SDRAM Registered Module (60FBGA) 184pin Registered Module based on 512Mb B-die (x4, x8) with 1,200mil Height & 72-bit ECC Revision 1.1 August. 2003 Rev. 1.1 August. 2003 1GB, 2GB Registered DIMM Revision History Revision 1.0 (July, 2003) - First release Revision 1.1 (August, 2003) - Corrected typo. DDR SDRAM Rev. 1.1 August. 2003 1GB, 2GB Registered DIMM 184Pin Registered DIMM based on 512Mb B-die FBGA (x4, x8) Ordering Information Part Number M312L.

M312L5720BG0-B0 Features

* 3 I/O 2 I/O 1 I/O 0 CS DM D4 DQS I/O 3 I/O 2 I/O 1 I/O 0 CS DM DQS13 (DM4) DQ36 DQ37 DQ38 DQ39 D22 DQS I/O 0 I/O 1 I/O 2

M312L5720BG0-B0 Datasheet (274.42 KB)