SI53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER

Silicon Laboratories

Description

Si53115 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER .
The Si53115 is a 15-output, low-power HCSL differential clock buffer that meets all of the performance requirements of the Intel DB1200ZL specificatio.

📥 Download Datasheet

SI53115 Datasheet Preview — Preview of SI53115 PDF

Datasheet Specifications

Part number: SI53115
Manufacturer: Silicon Laboratories
File Size: 1.25 MB
Datasheet: SI53115-SiliconLaboratories.pdf
Description: 15-OUTPUT PCIE GEN3 BUFFER/ ZERO DELAY BUFFER

Features

* Fifteen 0.7 V low-power, push-
* Separate VDDIO for outputs pull HCSL PCIe Gen3 outputs
* PLL or bypass mode
* 100 MHz /133 MHz PLL
* Spread spectrum tolerable
* operation, supports PCIe and QPI
* PLL bandwidth SW SMBUS programming overrides the latch

Applications

* Server
* Storage
* Data center

SI53115 Distributors

📁 Related Datasheet

Si53119 Si53119-A03A Si531 Si53102-A1 Si53102-A2 Si53102-A3

📌 All Tags

SI53115 15-OUTPUT PCIE GEN3 BUFFER ZERO DELAY BUFFER Silicon Laboratories

Silicon Laboratories SI53115-like datasheet