CXL5001P Datasheet - Sony Corporation

CXL5001P CMOS-CCD 1H Delay Line for NTSC

CXL5001P Features

* Low power consumtion 80mW (Typ.)

* Small size package (8-pin SOP, DIP)

* Low differential gain DG = 3% (Typ.)

* Input signal ampiitude 180 IRE (= 1.28Vp-p, Max.)

* Low input clock amplitude operation 150mVp-p (Min.)

* Built-in peripheral circuits (cl

Datasheet Details

CXL5001P

Sony Corporation

98.63 KB

Cmos-ccd 1h delay line for ntsc.

CXL5001P Distributor

📁 Related Datasheet

CXL5001M CMOS-CCD 1H Delay Line for NTSC (Sony Corporation)

CXL5002M CMOS-CCD 1/2H Delay Line for NTSC (Sony Corporation)

CXL5002P CMOS-CCD 1/2H Delay Line for NTSC (Sony Corporation)

CXL5003M CMOS-CCD 1H Delay Line for PAL (Sony Corporation)

CXL5003P CMOS-CCD 1H Delay Line for PAL (Sony Corporation)

CXL5005M CMOS-CCD 1H Delay Line for NTSC with PLL (Sony Corporation)

CXL5005P CMOS-CCD 1H Delay Line for NTSC with PLL (Sony Corporation)

CXL5502M CMOS-CCD 1H Delay Line for NTSC (Sony Corporation)

TAGS