SL74LS138 Datasheet - System Logic Semiconductor

SL74LS138 3-to-8-Line Decoder/Demultiplexer

SL74LS138 3-to-8-Line Decoder/Demultiplexer This schottky-clamped TTL MSI circuit is designed to be used in high-performance memory-decording or data-routing applications requiring very short propagation delay time. In high-performance memory systems this decode can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit the delay times of this decorder and the enable time of the memory are usually less than the typical access t.

SL74LS138_SystemLogicSemiconductor.pdf

SL74LS138 Datasheet Preview — Preview of SL74LS138 PDF

Datasheet Details

Part number:

SL74LS138

Manufacturer:

System Logic Semiconductor

File Size:

33.01 KB

Description:

3-to-8-line decoder/demultiplexer.

📁 Related Datasheet

SL74LS14 Hex Schmitt-Trigger Inverter (System Logic Semiconductor)

SL74LS157 Quad 2-Input Data Selector/Multiplexer (System Logic Semiconductor)

SL74LS161 Synchronous 4 Bit Counters; Binary/ Direct Reset (System Logic Semiconductor)

SL74LS164 8-Bit Serial-Input/Parallel-Output Shift Register (System Logic Semiconductor)

SL74LS05 Hex Inverters with Open-Drain Outputs (System Logic Semiconductor)

SL74LS06 Hex Inverted Buffers with Open-Collector Outputs (System Logic Semiconductor)

SL74LS07 Hex Non-Inverted Buffers with Open-Collector Outputs (System Logic Semiconductor)

SL74LS244 Octal 3-State Noninverting Buffer/Line Driver/Line Receiver (System Logic Semiconductor)

TAGS

SL74LS138 SL74LS138 3-to-8-Line Decoder Demultiplexer System Logic Semiconductor

SL74LS138 Distributor