TC35274 Datasheet - Toshiba Semiconductor

TC35274 TOSHIBA MPEG-4 Video Decoder LSI

System Reset Input (Low Active). When the LSI is reset, this terminal has to be low for more than 16 clock cycles. When power on, the LSI has to be reset after PLL locked. It takes approximately 100us until the PLL locked. System Standby Input (High Active). Stop clock distribution to the LSI. After.

TC35274 Features

* U A single-chip MPEG-4 video decoder LSI performs 15frames/sec of MPEG-4 video decoding with QCIF (176x144 pixels) at 30MHz clock frequency. U A 4-Mbit embedded DRAM is integrated to reduce power consumption without performance degradation. U An MPEG-4 video core consists of a 16-bit RISC proce

TC35274 Datasheet (100.72 KB)