Datasheet4U Logo Datasheet4U.com

74HC238D - 3-to-8 Line Decoder

Datasheet Summary

Description

2.

The 74HC238D is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Features

  • (1) High speed: tpd = 14 ns (typ. ) at VCC = 5 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operati.

📥 Download Datasheet

Datasheet preview – 74HC238D

Datasheet Details

Part number 74HC238D
Manufacturer Toshiba
File Size 211.43 KB
Description 3-to-8 Line Decoder
Datasheet download datasheet 74HC238D Datasheet
Additional preview pages of the 74HC238D datasheet.

📁 Similar Datasheet

  • 74HC238D - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC238 - 3-to-8 line decoder/demultiplexer (Philips)
  • 74HC238 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC238-Q100 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC237 - 3-to-8 line decoder/demultiplexer (Philips)
  • 74HC237 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC237-Q100 - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC237D - 3-to-8 line decoder/demultiplexer (nexperia)
  • 74HC20 - Dual 4-input NAND gate (Philips)
  • 74HC20 - Dual 4-input NAND gate (nexperia)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC238D 74HC238D 1. Functional Description • 3-to-8 Line Decoder 2. General The 74HC238D is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (Y0 - Y7) will go high. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all the outputs go low. G1, G2A, and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems.
Published: |