* 1 OVERVIEW 4 FUNCTIONAL DESCRIPTION 6 1. Clock Logic 6 2. CPU Interface 6 3. Advanced Cache Controller7 3.1. Burst Synchronous and Asynchronous SRAMs 7 3.2. Multiple Tag Options 7 3.3. Cache Timing 7 3.4. DRAM Post Write Buffers 8 3.5. Concurrent DRAM Writeback 9 3.6. Cacheable Region 9 4. En
VT82C570M Datasheet (222.23 KB)
VT82C570M
VIA
222.23 KB
Green pentium/p54c pci/isa system.
VT82C570M
APOLLO MASTER Green Pentium/P54C PCI/ISA System with Plug and Play and Master Mode PCI-IDE
DATE : June, 1995
VIA TECHNOLOGIES, INC.
The m.
📁 Related Datasheet
VT82C580VPX - PCI North Bridge
(VIA)
97 & 93;
$32//293;
/RZ &RVW3HQWLXP3&,1RUWK%ULGJH ZLWK 0+]&386XSSRUW
DQG6'5$0('2)3*,QWHUIDFH IRU*UHHQ3&'HVNWRS&RPSXWHUV
3U.
VT82C586A - PIC Integrated Peripheral Controller
(VIA)
.
VT82C586B - PCI INTEGRATED PERIPHERAL CONTROLLER
(VIA)
97 & %
3,3& 3&,,QWHJUDWHG3HULSKHUDO&RQWUROOHU
3& &RPSOLDQW3&, WR ,6$%ULGJH ZLWK$&3, 'LVWULEXWHG'0$ 3OXJDQG3OD\ 0DVWHU0RGH3&, ,'(&R.
VT82C595 - PENTIUM / PCI NORTH BRIDGE
(VIA)
97 &
$32//293
/RZ 3RZHU6LQJOH &KLS 3HQWLXP3&,1RUWK%ULGJH ZLWK6'5$0('2)3*DQG(&& IRU+LJKO\ ,QWHJUDWHG*UHHQ3&'HVNWRS DQG1RWHERR.
VT82C596A - MOBILE PCI INTEGRATED PERIPHERAL CONTROLLER
(VIA)
ZHFRQQHFW
97 & $
¦0RELOH6RXWK§6RXWK%ULGJH
03,3& 0RELOH3&,,QWHJUDWHG3HULSKHUDO&RQWUROOHU
3& &RPSOLDQW3&, WR ,6$%ULGJH ZLWK$&3, (QKDQFHG.
VT82C596B - PCI INTEGRATED PERIPHERAL CONTROLLER
(VIA)
ZHFRQQHFW
97 & %
6RXWK%ULGJH
3,3& 3&,,QWHJUDWHG3HULSKHUDO&RQWUROOHU
3& &RPSOLDQW3&, WR ,6$%ULGJH ZLWK$&3, (QKDQFHG3RZHU0DQDJHPHQW 60%X.
VT82C597 - Single-Chip North Bridge
(VIA)
ZHFRQQHFW
97 & 97 & $7
$SROOR93
6LQJOH &KLS1RUWK%ULGJH IRU3HQWLXP6RFNHW ZLWK$*3DQG3&,
SOXV$GYDQFHG(&&0HPRU\&RQWUROOHU VXSSRUWL.
VT82C597AT - Single-Chip North Bridge
(VIA)
ZHFRQQHFW
97 & 97 & $7
$SROOR93
6LQJOH &KLS1RUWK%ULGJH IRU3HQWLXP6RFNHW ZLWK$*3DQG3&,
SOXV$GYDQFHG(&&0HPRU\&RQWUROOHU VXSSRUWL.
