XC17V00 Datasheet - Xilinx

XC17V00 Configuration PROM

Xilinx introduces.

XC17V00 Features

* One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx® FPGA devices

* Simple interface to the FPGA

* Cascadable for storing longer or multiple bitstreams

* Programmable reset polarity (active High or active Low) for compat

Datasheet Details

XC17V00

Xilinx

200.52 KB

Configuration prom.

📁 Related Datasheet

XC17V01 Configuration PROM (Xilinx)

XC17V02 Configuration PROM (Xilinx)

XC17V04 Configuration PROM (Xilinx)

XC17V08 Configuration PROM (Xilinx)

XC17V16 Configuration PROM (Xilinx)

XC1700D QML Configuration PROMs (Xilinx)

XC1700E Configuration PROMs (Xilinx)

XC1700EL Configuration PROMs (Xilinx)

TAGS

XC17V00 Configuration PROM Xilinx

XC17V00 Distributor