* Description
* Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
* Asynchronous Reset
* Complementary Outputs
* Buffered Inputs
* TTAyp=ic2a5lofCMAX = 60MHz at VCC = 5V, CL = 15pF,
* Fanout (Over Temperatur
CD54HC107 Datasheet (936.05 KB)
CD54HC107
936.05 KB
Dual j-k flip-flop.
Data sheet acquired from Harris Semiconductor SCHS139D
March 1998 - Revised October 2003
CD54HC107, CD74HC107, CD74HCT107
Dual J-K Flip-Flop with Res.
📁 Related Datasheet
CD54HC10 Triple 3-Input NAND Gates (Texas Instruments)
CD54HC109 Dual J-K Flip-Flop (Texas Instruments)
CD54HC10F Triple 3-Input NAND Gates (Texas Instruments)
CD54HC11 Triple 3-Input AND Gate (Texas Instruments)
CD54HC112 Dual J-K Flip-Flop (Texas Instruments)
CD54HC11F Triple 3-Input AND Gate (Texas Instruments)
CD54HC123 High-Speed CMOS Logic Dual Retriggerable Monostable Multivibrators (Texas Instruments)
CD54HC125 High-Speed CMOS Logic Quad Buffer (Texas Instruments)
CD54HC126 High-Speed CMOS Logic (Texas Instruments)
CD54HC132 High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger (Texas Instruments)
