CD54HC195 - 4-Bit Parallel Access Register
* Asynchronous Master Reset * J, K, (D) Inputs to First Stage * Fully Synchronous Serial or Parallel Data Transfer * Shift Right and Parallel Load Capability * Complementary Output From Last Stage * Buffered Inputs * CTyLp=ic1a5l pfMF,ATXA==52
