* Description
* Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
* Asynchronous Reset
* Complementary Outputs
* Buffered Inputs
* TTAyp=ic2a5lofCMAX = 60MHz at VCC = 5V, CL = 15pF,
* Fanout (Over Temperatur
CD54HC73 Datasheet (972.13 KB)
CD54HC73
972.13 KB
Dual j-k flip-flop.
Data sheet acquired from Harris Semiconductor SCHS134E
February 1998 - Revised September 2003
CD54HC73, CD74HC73, CD74HCT73
Dual J-K Flip-Flop with R.
📁 Related Datasheet
CD54HC7266 Quadruple 2-Input XNOR Gates (Texas Instruments)
CD54HC7266F Quadruple 2-Input XNOR Gates (Texas Instruments)
CD54HC74 Dual D Flip-Flop (Texas Instruments)
CD54HC75 Dual 2-Bit Bistable Transparent Latch (Texas Instruments)
CD54HC75F3A Dual 2-Bit Bistable Transparent Latch (Texas Instruments)
CD54HC00 High-Speed CMOS Logic Quad 2-Input NAND Gate (Texas Instruments)
CD54HC02 High-Speed CMOS Logic Quad Two-Input NOR Gate (Texas Instruments)
CD54HC03 High-Speed CMOS Logic Quad 2-Input NAND Gate (Texas Instruments)
CD54HC04 Hex Inverter (Texas Instruments)
CD54HC04F Hex Inverter (Texas Instruments)
