Datasheet4U Logo Datasheet4U.com

CD74AC109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS

📥 Download Datasheet

Preview of CD74AC109 PDF
datasheet Preview Page 2 datasheet Preview Page 3

CD74AC109 Product details

Description

ordering information The ’AC109 devices contain two independent J-K positive-edge-triggered flip-flops.A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse.Clock triggering occurs at a voltage level and is not directly related to the rise

Other Datasheets by Texas Instruments
Published: |