Datasheet4U Logo Datasheet4U.com

SN74165 - Parallel-Load 8-Bit Shift Registers

Datasheet Summary

Description

The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked.

Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input.

📥 Download Datasheet

Datasheet preview – SN74165

Datasheet Details

Part number SN74165
Manufacturer Texas Instruments
File Size 1.11 MB
Description Parallel-Load 8-Bit Shift Registers
Datasheet download datasheet SN74165 Datasheet
Additional preview pages of the SN74165 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments
  • SN7416 - HEX INVERTER BUFFERS/DRIVERS
  • SN74160 - SYNCHRONOUS 4-BIT COUNTERS
  • SN74161 - SYNCHRONOUS 4-BIT COUNTERS
  • SN74162 - SYNCHRONOUS 4-BIT COUNTERS
  • SN74163 - SYNCHRONOUS 4-BIT COUNTERS
  • SN74164 - 8-Bit Parallel-Out Serial Shift Registers
  • SN74166 - Parallel-Load 8-Bit Shift Registers
  • SN7416N - HEX INVERTER BUFFERS/DRIVERS

Full PDF Text Transcription

Click to expand full text
The SN54165 and SN74165 devices are obsolete and are no longer supplied. SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS SDLS062D – OCTOBER 1976 – REVISED FEBRUARY 2002 D Complementary Outputs D Direct Overriding Load (Data) Inputs D Gated Clock Inputs D Parallel-to-Serial Data Conversion TYPE ’165 ’LS165A TYPICAL MAXIMUM CLOCK FREQUENCY 26 MHz 35 MHz TYPICAL POWER DISSIPATION 210 mW 90 mW description The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD) input.
Published: |