Datasheet4U Logo Datasheet4U.com

SN74ALVC125 QUADRUPLE BUS BUFFER GATE

SN74ALVC125 Description

www.ti.com .
ORDERING INFORMATION This quadruple bus buffer gate is designed for 1.

SN74ALVC125 Features

* Operates from 1.65 V to 3.6 V
* Max tpd of 2.8 ns at 3.3 V
* ±24-mA Output Drive at 3.3 V
* Latch-up Performance Exceeds 250 mA Per JESD 17
* ESD Performance Exceeds JESD 22
* 2000-V Human-Body Model (A114-A)
* 200-V Machine Model (A115-A)

SN74ALVC125 Applications

* of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not neces

📥 Download Datasheet

Preview of SN74ALVC125 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)

📌 All Tags

QUADRUPLE BUS BUFFER GATE Texas Instruments
Texas Instruments SN74ALVC125-like datasheet