TMS320C6411 - Fixed-Point Digital Signal Processor
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
5 device characteristics .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
6 device compatibility .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
7 functional block and CPU (DSP core)
TMS320C6411 FIXEDĆPOINT DIGITAL SIGNAL PROCESSOR SPRS196I MARCH 2002 REVISED JUNE 2005 D Low-Cost, High-Performance Fixed-Point DSP TMS320C6411 3.33-ns Instruction Cycle Time 300-MHz Clock Rate Eight 32-Bit Instructions/Cycle Twenty-Eight Operations/Cycle 2400 MIPS Fully Software-Compatible With TMS320C62x D VelociTI.2 Extensions to VelociTI Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x DSP Co
TMS320C6411 Features
* Byte-Addressable (8-/16-/32-/64-Bit Data)
* 8-Bit Overflow Protection
* Bit-Field Extract, Set, Clear
* Normalization, Saturation, Bit-Counting
* VelociTI.2 Increased Orthogonality D L1/L2 Memory Architecture
* 128K-Bit (16K-Byte) L1P Program Cache
