Datasheet4U Logo Datasheet4U.com

74LVT08 - 3.3V Quad 2-input AND gate

Datasheet Summary

Description

The 74LVT08 is a quad 2-input AND gate.

This device is fully specified for partial power down applications using IOFF.

The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

  • Wide supply voltage range from 2.7 V to 3.6 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • BiCMOS high speed and output drive.
  • Output capability: +64 mA and -32 mA.
  • Direct interface with TTL levels.
  • No bus current loading when output is tied to 5 V bus.
  • Power-up 3-state.
  • IOFF circuitry provides partial Power-down mode operation.
  • Latch-up performance exceeds 500 mA per JESD 78 Class II Level B.
  • Complies with JEDE.

📥 Download Datasheet

Datasheet preview – 74LVT08

Datasheet Details

Part number 74LVT08
Manufacturer nexperia
File Size 208.66 KB
Description 3.3V Quad 2-input AND gate
Datasheet download datasheet 74LVT08 Datasheet
Additional preview pages of the 74LVT08 datasheet.
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVT08 3.3 V Quad 2-input AND gate Rev. 4 — 27 July 2021 Product data sheet 1. General description The 74LVT08 is a quad 2-input AND gate. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 2.7 V to 3.6 V • Overvoltage tolerant inputs to 5.
Published: |