Download TPT9L484 Datasheet PDF
TPT9L484 page 2
Page 2
TPT9L484 page 3
Page 3

TPT9L484 Key Features

  • Exceeds the LVDS Standard TIA/EIA-644 for High speed Data Interchange
  • Low-Voltage Differential 100-Ω (typical) Line Receivers for Signaling Rates, Up to 400 Mbps, 200Mbps Clock
  • 3.3-V Power Supply Design
  • 6 ns Maximum Propagation Delay
  • 0.1 ns Differential Skew (Typical)
  • Accepts Small Swing (350 mV Typical) VID
  • Power Down High Impedance on LVDS Inputs
  • Bus-Pin Protection: ±8 kV HBM model
  • 40°C to 85°C Operation Temperature Range

TPT9L484 Description

The TPT9L484 is a 3.3V 4-CH Low-Voltage Differential (LVDS) line receivers, which can support 400 Mbps data rates. Receiver inputs are protected against ±8kV ESD strikes without latch-up. The TPT9L484 can accept low voltage differential input signals as 350 mV typical, and translates them to 3.3V CMOS output levels.