S-US55D2
Features
<DAC>
- On-chip 12bit x4096 pattern Memory for each DAC
- 0.16μs to 40.96μs programmable delay time with 5ns resolution from TRIG signal
- 200MSPS sampling rate
- Both current output mode and voltage output mode are available.
- 14Ω/2Ω output impedance are selectable at voltage output mode.
- 1.28m A ~ 10.24m A selectable full-scale current @Current output mode
- 0.074V~0.592V (0.083V~0.664V) selectable full-scale voltage @voltage output mode
<3LP pattern generator>
- On-chip 128Byte pattern Memory for each 3LP pattern generator
- 0.16μs to 40.96μs programmable delay time with 5ns resolution from TRIG signal
<Others>
- Serial Peripheral Interface (SPI) for access to Memory and Register.
- 1.8V to 3.3V CMOS control logic interface
- Latch-up free, low crosstalk by SOI CMOS technology
- 68-lead 10x10mm QFN package (Ro HS pliant)
OCTAL DAC WITH DIFFERENTIAL OUTPUTS AND 2-BIT PER CHANNEL CMOS OUTPUT
PATTERN GENERATORS FOR ULTRASOUND TRANSMITTER
Rev.1.2_00
-...